Typical non-linear image processing applications include the correction of non-linear distortion introduced by components, communication channels and compensation for non-linearity in input output devices. Every digital signal or image processing operation can be viewed at its most basic level as the manipulation of a series of finite-length binary strings. Whether the operation is implemented on a processor through software or in dedicated hardware, the data and the algorithms are invariably mapped through electronic logic components, which are inherently binary in nature. In nonlinear image and signal processing, the design of operators is carried out by seeking the optimum mapping from one set of binary strings to another. This contrasts with the linear approach which formulates a solution by optimizing coefficients within a generalized multiply-accumulate context. Traditional adaptive filter works in a rectangular window whose size varies during filter operation depending on certain conditions. The optimal size of the window is crucial and influences the computation and memory requirements. However, this optimal size selection is highly application specific and its convergence from an initial value requires experimentation with various sizes of standard filters. Nonlinear image processing is presented in this paper as a generalization of the above operation by removing the linearity constraints. It seeks the optimum mapping implemented directly in logic. The linear solution should be viewed as a special case of the set of all logic based solutions rather than as an alternative. This generalization, the optimum nonlinear solution will be either better or equivalent to the linear solution, but it should not be worse. This inequality holds regardless of the problem or the criteria, provided that the training data is sufficient.
Introduction
Initial research involved evolving circuits at a very high primitive gate level and results obtained using this approach showed that evolved circuits were less useful for more demanding commercial applications and is much more complex for nonlinear systems. The task is to seek the optimal logical mapping from all possible mappings. No simple superposition properties exist, and in the most general unconstrained design case, every combination of input variables must be observed a sufficient number of times in order to estimate the conditional probabilities of the output. Extending the system model by adding more parameters leads to a rapid increase in the size of the required training set. This contrasts sharply with the linear problem where it is only required that one estimate the autocorrelation matrix, which is a much smaller set of values than the conditional probabilities.
For logical mappings containing a large number of variables, the required training set may be impossibly large. It may well be that even after observing a huge set of training examples, some combinations have not been observed or have been observed an insufficient number of times to make a statistically accurate estimate of their conditional probabilities.
Hence, to overcome this problem a function-level evolution is proposed in this work and domain knowledge is used to select high level computational units, which can be represented directly in the chromosome. Reconfigurable hardware devices offer both the flexibility of computer software, and the ability to construct custom high performance computing circuits. Thus, in many cases they make a good compromise between software and hardware solutions. The structure of a reconfigurable hardware device can be changed any number of times by downloading into the device a software bit string called configuration bits. The work in this area has focused on the design of filters. Many applications are possible within this context such as noise reduction, shape, character and object recognition, enhancement, restoration, texture classification, spatial and intensity sampling, and rate conversion.
Configurable Logic Operator (CLO) Architecture for Image Processing
The CLOs engine architecture, which can be divided into optimization module and application module at function level, is shown in Figure 1 . The optimization module and the application module are independent of each other i.e., while Kth image is optimized, the (K-1)th optimized image can be processed. The optimization module is the most important and complex part in the system, and has the ability to give the optimal predictive parameters through learning the features of different images within the prescribed time. The optimization module consists of the population registers module, the mutation module, the fitness evaluation module and the selection module. Pipeline registers are inserted among them, so that all the modules can process the data in parallel to speed up the optimization. 
Requirements and merits of CLOs
In order to be able to design the filter from a realistically sized training set, further constraints must be applied to the filter. The filter is an estimator; it uses the input values to estimate an unobserved quantity. By making simple assumptions about the image statistics, we can estimate the output value at a specific point by considering only a finite window of observations centered at that point. For binary values, the output becomes a logical function of the input variables. If the window contains n points, there are 2n possible functions (or filters) and it is the objective of the design process to determine which one of these functions corresponds to the optimum.
Among the 22n functions that may be applied within an n point window, there will be many subclasses of function. We may decide to restrict the choice to a filter that is idempotent or increasing. Idempotence implies that the filter has only a one-off effect on the image such that repeated application of the filter leads to no further modification of the image. Increasing implies that the filter preserves signal ordering. It can be shown that increasing filters map to logical functions that contain no complementation of the input variables. This drastically reduces the size of the training set required and therefore makes filter design easier. This can be explained in terms of logic (since a much smaller set of functions is under consideration) or in terms of statistical estimation (since now a single training example may be used to infer information about other combinations of input variables).
If we assume that the statistics of the image are wide-sense stationary, then we may assume that the same optimum function applies at every point in the image. The filter then becomes translation-invariant. This not only simplifies the processing, but in effect increases the available training data because we do not distinguish between data collected at different locations in the image.
Nonlinear filters can be effective in retaining structural information while removing background clutter in a way not possible with linear operations. They can often be application-specific. Historically, nonlinear filters have developed along three independent strands: morphological, rank-order, and stack. However, all can be brought together and expressed in the context of logic. Table1 … (1) where (s k (I,j) ) denotes the dilation operations on the binary value s k (i,j) by the structuring elements
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Coordinate Logic Erosion (CLE)
CLE of the image G by the structuring elements B is denoted by G and is given in eqn.
[2]
) where, (s k (i,j)) denotes the erosion operation on the binary values by the structuring elements B, given by (s k (i,j)) = AND (s k (i,j)) B.
Limitations of Median Filter
The median filter takes the pixels within a small window, places them in rank order and selects the middle one. Suppose, in this approach, the image has only two levels 0 and 1(or black and white), the median in this case corresponds to simple count of the pixels in window. If more than half are black, then the output is set to black, otherwise it is set to white. There are two main disadvantages to this approach the first is that the median is a dual operator. This means that its effect on black pixels is exactly mirrored by its effects on white pixels. In this case, we have only additive noise and so the ideal filter should remove only black pixels to restore the image to its original state. Unfortunately, the median treats both equally, so it cannot simply remove black pixels while leaving white and unchanged. The second disadvantage is that the median filter carries out exactly the same operation for all images and all noise distributions. Therefore, it cannot possibly be the best filter in all these cases. There must be better filter possible, and it would be reasonable to assume that these will be different for images with different structure and corrupting noise.
Image analysis and Pattern Recognization Applications
Starting with the noise -corrupted image "In", objective is to find a filter ψ to recover the original image "Io". In practice, this may not be possible, the design task therefore reduces to finding the optimum filter ψopt out of all possible filters ψ that minimizes the difference between the filtered noisy image ψ(In) and the original Io. In the language of statistics, an optimal estimator is being sought. Its task is to estimate the true value of the image pixels from a noise -corrupt version.
Edge Extraction
Edge extraction in an image G can be achieved with CL filters using the same approach adopted with morphological filter with the eroded image G subtracted from the original image G, so that the edge detector is G -G . Edges in different orientations can be obtained by using a 1D structuring element. The size of the structuring elements controls the thickness of the edge markers. Among the variety of the CL-based edge detectors, an efficient one that corresponds to the morphological G -G edge detector and given very similar results which is shown in the eqn. [3] [
where, A CXOR B represents a measurement of the difference between A and B.
A novel approach for edge extraction and enhancement is based on the direct application of CL filters to the original image, without using a arithmetic subtraction between images. The edge extraction results is given in eqn. [4] 
Noise removal -Coordinate Logic Filter
Efficient filter for noise removal may be built using CLOs and the underlying Boolean operations. In binary signals, the majority function is a simple predicate whose output has the same value (1or 0) as the majority of the population "b" of the input units. If "b" is odd, the majority is (b + 1 )/ 2 terms or more, while if "b" is even the majority is b /2 terms or more. If no pixel value in the specific neighborhood satisfies the majority creation, the output of the function is 0.
The majority Coordinate Logic (MCL) filter implements the majority function at each level of the signal in the specific active neighborhood by selecting the "n" bits having the majority in each of the "n" binary images. The MCL filter results by checking all possible combinations of the "b"
at a time, where [x] denoted integer part of the positive number "x". Thus, the MCL filter easily and quickly implements an approximation of the exact majority function applied on an active neighborhood containing "b" pixel, which is suitable for additive noise removal. The extent to which a filter trained on one image may be applied to another is known as robustness. If the statistics of either the noise or the image content of the training set vary form the image to be filtered, then the results will be suboptimal. In the extreme cases, there will be some strange effects.
Results and Discussion

Image Noise Filtering Performance Measure
Given two images I1(r,c) and I2 (r,c) with the same number of R rows and C columns, their MAE is defined as in eqn. The optimum filter is therefore defined as the one that minimizes the difference between the ideal image Io and the filtered version of the noisy image ψ(In) is given in eqn. [6] MAE (ψ (In), I0)
… (6) For binary images, the MAE consists of just two types of errors is given in eqn. [7] RC
where, ∆(0,1) equals the number of pixel for which ψ (In) = 0 and I0 = 1, and ∆ (1,0) equal the number of pixels for which ψ (In) = I and I0 = 0.
An error occurs only at those locations where the filter output and the ideal image differ. For each location where these occur, the contribution to the total MAE is preciously one pixel. The MAE gives equal weighting to ∆(0,1) errors and ∆(1,0)errors,(i.e., pixels that should have been set to black but have been missed, and those that have been set to black but should not have been).Then there may be case where different weightings for these two types of errors may be appropriate.
The original and distorted bitmap image is stored in the input buffer initially. Bitmap of test image is used as the target image at different distortion levels for testing the performance. All the results are compared with the results obtained from a Gaussian filter which is shown in Figure 2 . The Mean Difference, MSE in dB and PSNR in dB are computed for different images at different levels of variance. The results are tabulated in Tables 2. A Gaussian noise of mean 0 and variance 0.03 is assumed to corrupt the original image. It can be clearly perceived from the results shown that the proposed CLF filter gives an improved PSNR and produced a reconstructed image with enhanced sharpness bringing out the finer details in the images. The degradation and blurring of edges, which accompanies magnification, has been removed the best in the CLF approach. 
Edge Detection with CLF Filter
When a picture is scanned, there can be errors at the edges. A circuit is evolved to detect the edges of the standard test image. The conventional filter output and the evolved circuit output are shown in Figure 3 . A median filter makes little impression reducing the error to 153 pixels. A further iteration has little effect (150-pixel error). The optimum filter in a 5×5 window, however, reduces the error to just 34 pixels. It would be difficult to "guess" a filter that would perform close to the optimum for this type of example. 
Resource Usage
The logic resources used by the reconfigurable algorithm described in this paper, is measured in terms of configurable logic operator (CLO) usage. The time generation report for each of the individual operations and the resource utilization of the algorithm is shown in Table 3 . It can be observed that the implemented algorithm fits within the resources of the device. The results indicate that the proposed implementation outperforms the processor based implementation.
Comparison to a Processor Implementation
The performance of CLF based implementation of the algorithm is compared with a 2.8GHz Processor based implementation. Subsequent simulation is performed and cycle counts are obtained. Table 3 shows the performance comparison between the CLF and Processor based implementations of the image filter. The comparison indicates that a speed-up of up to 400x is achieved when compared with the processor implementation (without bus and API overheads). Table 3 Performance comparison between CLF and 2.8GHz processor implementation
Implementation Results of CLF Filter
In this section, the performance of CLF Filter in removing Gaussian noise is presented. The evolved architecture for this case is shown in Figure 4 . It is clear that Evolved filter outperforms the other filters for both Gaussian and impulse noise as shown in Table 4 . The nonlinear part of CLF filter preserves the edges and removes the Gaussian noise effectively. The linear part smoothens the impulse noise and removes the spurious parts of the image. The performance of the proposed CLF filter is also evaluated.
CONCLUSION
The advantages of reconfigurable image processing system, including the flexible design, high universality, short development cycle, fast algorithm implementation speed and high efficiency of hardware are presented in this paper.
Image processing refers to the complex and huge mathematical calculations, the general methods are: image denoising, edge detection, image segmentation, feature extraction, etc. In this paper, the image processing system with processor hardware is provided with flexible design and easy upgrade and design simplification. These operations if implemented in a processor can have slow operation and low efficiency, unable to meet the requirements of real-time image processing system. Alternatively, implementation with application specific integrated circuit (ASIC) device has the features of fast operation and high reliability. However, ASIC has disadvantages of long development cycle and the poor flexibility. Once a design is completed, it can only support a certain fixed image processing algorithm. It is unrealistic to use an ASIC chip for each of the variety of image processing algorithms. So, it is necessary to complete various image processing algorithms in a single ASIC chip with high complexity and flexibility. In this work, it is thus, proposed that reconfigurable technology is a method of implementing image processing system combined with advantages of both professional ASIC devices and general-purpose processors. The design of the dynamic reconfigurable image processing system is based on FPGA hardware platform. The system dynamically allocates the circuit function during the operation, for the time-sharing usage of hardware and save hardware resources.
